Get in touch
Contact
Open to conversations about chiplet and SoC architecture, design-for-test, speaking, and technical peer review.
Elsewhere
Peer review
I serve on the Technical Program Committee for DATE 2027 on the architectural and microarchitectural design track, and I am available to review for other IEEE conferences and journals in test, DFT and on-chip interconnect. Programme chairs are welcome to get in touch directly.